Skip to Content
Viewing release/v0.5.0-alpha.3 docs — not the stable branch. Changes vs main · Go to main

Current Results

Relevant source files

There is exactly one attributable campaign today: a host-side benchmark of the BPF verifier. Everything else is historical. Read the evidence policy first.

Attributable: host BPF verifier at 2ef74f0

FieldValue
Source2ef74f0d43b6beeebf24e984d7b8c74ad1b27e8f
Date2026-07-17
Toolchainnightly-2026-07-02, rustc 1.98.0-nightly (4c9d2bfe4 2026-07-01)
HostLinux 7.0.9 x86_64, AMD Ryzen 7 7735HS, 16 logical CPUs
CommandCARGO_TERM_COLOR=never cargo bench --locked -p kernel_bpf --bench verifier --features embedded-profile

Criterion, 100 samples per group after warm-up; values are the reported 95% confidence intervals for verification time.

Benchmark95% CI
minimal program943.28 to 945.39 ns
arithmetic program1.6903 to 1.6936 µs
10 instructions3.1151 to 3.1216 µs
50 instructions15.257 to 15.293 µs
100 instructions31.437 to 31.465 µs
500 instructions180.98 to 183.22 µs
1000 instructions376.43 to 379.28 µs
linear control flow1.9926 to 1.9994 µs
one branch2.3288 to 2.3420 µs
multiple branches3.3792 to 3.3837 µs

This is a single unpinned developer-host run, not a latency objective and not a cross-machine comparison. Criterion’s change annotations (versus an untracked local baseline) are not part of the claim. The roughly linear growth with instruction count is consistent with the bounded-fragment argument, but the campaign measures time on one host, not the state-count bound itself.

Historical claims and their disposition

Legacy campaignDisposition
QEMU x86 boot, BPF-load and timer numbersInvalid as timing evidence: the H-02 HPET tick-to-nanosecond conversion was wrong, and no raw capture or hash was kept
Pi 5 boot, memory, BPF and interrupt numbers at bedc93cHistorical only: commit and hardware named, but no UART capture or artifact hash
Raspberry Pi OS / Linux comparisonHistorical only: no raw dmesg, cyclictest, binary or hashes
2026-06 host verifier tableSuperseded by 2ef74f0
Pi 5 verifier/WCET calibration and admission tablesHistorical only: UART text not committed, kernel artifact not hashed
ARM-A monitor and GPIO latencyNot measured: requires the physical HIL contract and retained serial and logic-analyzer captures

The README’s interpreter and JIT per-instruction figures (about 50 ns per instruction interpreted on x86_64, under 5 ns JIT overhead) predate this contract and are not backed by an attributable campaign; shipped profiles do not use a JIT at all (ADR-0004).

What would make new RT claims credible

Per the README, multi-core real-time claims need the per-CPU run-queue work (#57), a 24-hour soak with P99 and P99.9 histograms (#74), and attributable comparisons against Zephyr, NuttX or Linux PREEMPT_RT (#78), all captured under the evidence contract.

Last updated on